AD-A260 754



Quarterly Progress Report

(October 1, 1992 through December 31, 1992)

on



VLSI for High-Speed Digital Signal Processing

prepared for

Office of Naval Research 800 North Quincy Street Arlington, VA 22217-5000

Scientific Officer: Dr. Clifford Lau

Grant No.: N00014-91-J-1852 R & T Project: 4148503-01 Accesion For

NTIS CRA&I
DTIC TAB
Unannounced
Justification

By
Distribution

Availability Codes

Dist
Special

93-04153

Principal Investigator:


Alan N. Willson, Jr.

7400 Boelter Hall University of California

Los Angeles, CA 90024-1600 (310)825-7400

e-mail: willson@ee.ucla.edu

ו סריים ביי





VLSI for High-Speed Digital Signal Processing

Quarterly Progress Report - 10/1/92 through 12/31/92

Programmable Processor Ring Project

During the past quarter we have fabricated and tested a 12-bit by 16-bit multiplier based on our previous multiplier architecture but using third order recoding. That is, we use an 8-to-1 multiplexer selected by 3 input bits to form each partial product instead of the 4-to-1 multiplexer selected by 2 input bits as used previously. The partial products (1X, 3X, 5X, and 7X the coefficient value) are stored in an on-chip RAM. Fig. 1 shows the architecture of the test IC. The multiplier core consists of 5000 transistors occupying a chip area of 0.9mm² (0.88 mm by 1.05 mm) in 1.2 μ m CMOS technology and was simulated to operate in 16 ns (including the register delays). Of the 24 parts we received from MOSIS, 20 were functional with worst-case operating times ranging from 17.5 ns to 19 ns with a mean of 18.175 ns. The distribution for 5V and 3V supply voltages is shown in Fig. 2. We have submitted a paper to the Midwest Symposium on Circuits and Systems detailing the specific implementation issues of our 12-bit by 11-bit multiplier and our 12-bit by 16-bit multiplier as well as our test results.

We have also completed the design and layout of the ALU for the five processor ring. SPICE simulation results show that the ALU performance is limited by the multiplier (as expected) and therefore we expect the overall ring of five processors to operate at 40MHz in 2- μ m CMOS technology. We are currently integrating the ALU with the coefficient and program memory blocks to form a processor and expect to submit to MOSIS for fabrication a chip containing a complete processor and two register blocks by the end of this quarter.

A Programmable Digital Signal Processor Using Switchable Unit-Delays for Optimal Coefficient Allocation

A novel switchable unit-delay has been developed for the efficient implementation of programmable digital FIR filters and correlators using the well-known canonical signed digit (CSD) approach. Our design enables high-speed processing while avoiding the severe hardware inefficiency that would result from straightforward programmable tap implementations that were reported previously [1, 2, 3]. (In a straightforward implementation many filter-tap "multipliers" would significantly waste valuable computational resources since all taps of a programmable structure would need to accommodate "difficult" coefficient values, while for any specific transfer function most taps would not require such extreme capabilities.) The switchable unit-delay not only allows the programming of the number of filter taps and the specific filter-tap coefficient values, it provides the capability for programming the optimal allocation of hardware resources to each tap. The switchable unit-delay together with a 2-digit coefficient multiplier forms a p-tap as shown in Fig. 3. The switchable unit delay can be programmed to be either a register or a pass-through buffer. By suitable programming of these switchable unit-delays, filter taps with arbitrary coefficient precision can be

to operate at 40MHz in 2- μ m CMOS technology. We are currently integrating the ALU with the coefficient and program memory blocks to form a processor and expect to submit to MOSIS for fabrication a chip containing a complete processor and two register blocks by the end of this quarter.

A Programmable Digital Signal Processor Using Switchable Unit-Delays for Optimal Coefficient Allocation

A novel switchable unit-delay has been developed for the efficient implementation of programmable digital FIR filters and correlators using the well-known canonical signed digit (CSD) approach. Our design enables high-speed processing while avoiding the severe hardware inefficiency that would result from straightforward programmable tap implementations that were reported previously [1, 2, 3]. (In a straightforward implementation many filter-tap "multipliers" would significantly waste valuable computational resources since all taps of a programmable structure would need to accommodate "difficult" coefficient values, while for any specific transfer function most taps would not require such extreme capabilities.) The switchable unit-delay not only allows the programming of the number of filter taps and the specific filter-tap coefficient values, it provides the capability for programming the optimal allocation of hardware resources to each tap. The switchable unit-delay together with a 2-digit coefficient multiplier forms a p-tap as shown in Fig. 3. The switchable unit delay can be programmed to be either a register or a pass-through buffer. By suitable programming of these switchable unit-delays, filter taps with arbitrary coefficient precision can be

obtained as illustrated in Fig. 4.

We have implemented, and submitted to MOSIS for fabrication, the new architecture in a prototype chip capable of realizing a broad spectrum of linear-phase FIR filters employing up to 32 taps. This chip will provide 16-bit input and output data with 20-bit internal precision and will operate at data rates as high as 175 MHz (simulated) in a die size of 5.9mm by 3.4mm using 1.2 μ m CMOS technology. The block diagram of the chip is shown in Fig. 5. To achieve high processing speed, carry-save addition is implemented with transmission gate adders (Fig. 6) within each p-tap. A vector merge adder (VMA) using pipelined ripple adders is then used to merge the carry and sum bits at the output of the last p-tap. The switchable unit-delay (Fig. 7) is implemented efficiently with a modified true single phase latch [4]. The chip (Fig. 8) was designed using the Mentor Graphics GDT VLSI CAD tools. We have written a silicon compiler in the Genie language to assemble the chip with parameterized word length and number of taps.

References

- [1] J. B. Evans, Y. C. Lim, and B. Liu, "A high speed programmable digital FIR filter," *Proc. ICASSP-90*, vol. 2, pp. 969-71, April 3-6, 1990.
- [2] M. Hatamian and S. K. Rao, "A 100 MHz 40-tap programmable FIR filter chip," Proc. Int. Symp. Circuits and Systems, vol. 4, pp. 3053-6, May 1-3, 1990.
- [3] C. Golla, F. Nava, F. Cavallotti, A. Cremonesi, P. Piacentini, G. Casagrande, and G. Compardo, "A 30M samples/s programmable filter processor," *Proc. IEEE Int. Solid-State Circuits Conf.*, pp. 116-117, 1990.
- [4] J. Yuan and C. Svensson, "High-speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. SC-24, pp. 62-69, Feb. 1989.





Figure 1 - Block Diagram of 12-bit by 16-bit Multiplier Test IC






Figure 2 - Distribution of 12-bit by 16-bit Multiplier Worst-Case Delay




Fig. 3: A p-tap.




Fig. 4: Filter taps programmed with different coefficient digits.




Fig. 5: Block diagram of the programmaable FIR chip.




Fig. 6: Schematic of the transmission gate adder.




Fig. 7: Schematic of the switchable unit-delay register.

TABLE I SUMMARY OF THE PROTOTYPE CHIP

Maximum FIR order	32
Technology	1.2µm CMOS
	single poly double metal
Die size (with pads)	5.9mm x 3.4mm
Input word length	16-bit
Output word length	16-bit
Coefficient word length	16-bit
Internal word length	20-bit
Number of pins	84
Maximum data rate	175 MHz (simulated)




Fig. 8: Layout for the 32-tap programmable FIR filter.